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8 In admittance spectroscopy of organic semiconductor devices, negative capacitance values arise at
9 low frequency and high voltages. This study aims at explaining the influence of self-heating on the
10 frequency-dependent capacitance and demonstrates its impact on steady-state and dynamic experi-
11 ments. Therefore, a one dimensional numerical drift-diffusion model extended by the heat equation
12 is presented. We calculate the admittance with two approaches: a Fourier method that is applied to
13 time domain data and a numerically efficient sinusoidal steady state analysis (S3A), which is based
14 on the linearization of the equations around the operating point. The simulation results coincide
15 well with the experimental findings from reference [H. Okumoto and T. Tsutsui, Appl. Phys.
16 Express 7, 061601 (2014)] where the negative capacitance effect of an organic device becomes
17 weaker with better cooling of the structure. Linking the frequency- and time-domain with the
18 Fourier approach supports an effortless interpretation of the negative capacitance. Namely, we find
19 that negative capacitance originates from self-heating induced current enhancement. VC 2015
AIP Publishing LLC. [http://dx.doi.org/10.1063/1.4916981]
20 I. INTRODUCTION
21 The influence of self-heating on the device performance
22 has been recognized as a major issue in large-area OLEDsAQ1 .1,2
23 Different remedies were taken to reduce the heat generation
24 on the anode caused by the resistive material. For example,
25 metal grids were added on top of the anode to decrease the
26 potential drop leading to more homogeneous potential, cur-
27 rent, temperature, and light distributions.3 However, in small
28 organic devices heat generation has only recently been of
29 concern.4
30 In order to characterize an organic semiconductor de-
31 vice, a number of different techniques are available and com-
32 monly performed. In admittance spectroscopy, negative
33 capacitance values are often observed at high bias and low
34 frequency and have started a controversial debate. Negative
35 capacitance measurements are well known from Si diodes.
36 Numerous explanations5 (and references therein) are named
37 as origin or the negative capacitance is considered a parasitic
38 measurement effect.6 First occurrence of negative capaci-
39 tance in organic LEDs dates back about a decade.7,8 In gen-
40 eral, the same structure also exhibits positive capacitance at
41 different measurement conditions such as frequency, applied
42 voltage, or temperature. A wide range of origins for the neg-
43 ative capacitance have been brought forward for organic
44 semiconductor devices.9–13
45 Most of the references investigating negative capaci-
46 tance are limited to bipolar devices and do not analyze the
47 occurrence in hole-only devices (HODs) or electron-only
48 devices (EODs). Little work has been dedicated to unipolar
49 devices so far. For instance, Refs. 14 and 15 report the
50fabrication and measurement of HOD and EOD exhibiting
51negative capacitance. The authors attribute the observed neg-
52ative capacitance effects to interfacial states. Only recently
53self-heating has been identified as another origin for the neg-
54ative capacitance in organic semiconductor devices by
55Okumoto and Tsutsui16 for a HOD and bipolar device. Self-
56heating of the device changes the capacitance value of the
57structure, even in the case of a small device. In Ref. 16, add-
58ing a copper block on top of the HOD led to a reduced nega-
59tive capacitance value indicating that the device temperature
60plays an important role.
61In this paper, we demonstrate the influence of self-
62heating in the organic semiconductor with the aid of an
63extended one dimensional numerical drift-diffusion model
64on the steady-state current-voltage curve, dark injection tran-
65sient currents experiment, or also called transient space-
66charge limited current (T-SCLC) and, most importantly, on
67the admittance spectroscopy. We will shed light on the
68occurrence of the negative capacitance in single carrier devi-
69ces. Furthermore, we attempt to establish a link between the
70time and the frequency domain to ease the interpretation of
71the negative capacitance. Therefore, we simulate in the fre-
72quency domain a negative capacitance and check in the time
73domain if we can find indications leading to a negative ca-
74pacitance value.
75II. METHODS
76A. Mathematical model
77To model the electrical part of a hole-only device,
78we apply a one dimensional drift-diffusion model17 that
79includes the Poisson equation (1) for the hole density p and
80the potential w
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r  ð0rrwÞ ¼ qðpÞ; (1)
Jp ¼ qplrw qDrp; (2)
r  Jp þ q @p
@t
¼ 0: (3)
81 The vacuum permittivity is denoted by 0, the relative per-
82 mittivity by r, and the elementary charge by q. Furthermore,
83 the continuity equation (3) with the current density Jp (2) is
84 solved where the mobility of the organic semiconductor is
85 given by l.
86 For simplicity, we assume fixed charge carrier densities
87 at the anode (4) and cathode (5). For a device with thickness
88 L and with N0 the number of sites, we write
pð0Þ ¼ N0; (4)
p Lð Þ ¼ N0 exp  qVbi
kT
 
; (5)
89 where the built-in voltage is denoted by Vbi.
90 The classical drift-diffusion model (1)–(3) is only solved
91 in the organic material layer of the hole-only device as
92 shown in Fig. 1.
93 The electrical model is extended by the heat equation
94 (6), where the temperature is given by T. We assume that
95 heat transfer in the device takes place by thermal conduction
96 and that thermal exchange with the surrounding is based on
97 convection and thermal radiation. The heat transfer is calcu-
98 lated for the entire domain of the hole-only device. The heat
99 source term J2p=ðqlpÞ is restricted to the organic semicon-
100 ductor layer. The heat source therein is given by Joule heat-
101 ing,18 which is proportional to the electrical resistance of the
102 material. In the other layers, there is no heat source, only
103 heat conduction. In the continuity equation for heat
104 conduction
cq
@T
@t
¼ r  krTð Þ þ J
2
p
qlp
; (6)
105 the parameter c stands for the specific heat capacity, q for
106 the density, and k for the thermal conductivity.
107 For the thermal part, we use convective and radiative
108 boundary conditions. The heat flux density F is calculated
109from the heat transfer coefficient h and the ambient tempera-
110ture Tref, further the emissivity is given by  and the Stefan-
111Boltzmann constant by r
F ¼ krT ¼ hðT  Tref Þ  rðT4  T4ref Þ: (7)
112We assume the same temperature for the convective air flow
113as for the ambient.
114Note that we assume a temperature independent mobil-
115ity l, whereas the diffusion D increases with an enhanced
116temperature since D is proportional to the temperature T
D ¼ kT
q
l: (8)
117We are aware that organic semiconductors in general exhibit
118a temperature dependent mobility but as we show here, that
119does not have to be employed to explain negative capaci-
120tance. In the remainder of this paper, we will denote the one
121dimensional drift-diffusion model (1 to 3) with 1D-DD and
122the extended model (1 to 3 and 6) with 1D-EDD.
123B. S3A and Fourier simulation method
124In this section, we introduce two different approaches
125for calculating the admittance of a sample device. For the
126sample device with all parameters given in Table I, we only
127consider the organic semiconductor layer at a constant de-
128vice temperature of 300 K and solve the 1D-DD model. At a
129later stage, we also apply the methods to the 1D-EDD
130model.
131The admittance Y ¼ IacVac requires the determination of the
132ac current response Iac to a harmonic voltage modulation Vac
133¼ Vof f set þ V0 cosðxtÞ. The frequency-dependent admittance
FIG. 1. Structure of HOD and thickness of layers. The heat equations are
solved on the entire device domain, while the drift-diffusion model is only
solved in the organic layer.
TABLE I. Material parameters for all simulations.
Thermal25
Material
Density
½kg=m3
Heat capacity
½J=ðkgKÞ
Conductivity
½W=ðKmÞ
Glass 2.6  103 8.2  102 3.0
ITO 7.2  103 3.4  102 8.0
Organic 1.2  103 1.7  103 2.0  10-1
Al 3.9  103 9.0  102 2.0  101
Air gap 1.2 1.0  103 2.5  10-2
Electrical
Material Mobility ½m2=ðVsÞ Site density ½m3 Relative permittivity
Organic 5  10-10 1  1026 3
Boundary conditions
B.C Parameter Value Units
Thermal h 10/50 W=ðm2KÞ
 0.92
Electrical Vbi 0.6 V
J_ID: JAPIAU DOI: 10.1063/1.4916981 Date: 1-April-15 Stage: Page: 2 Total Pages: 7
ID: mohamedA Time: 20:49 I Path: //xinchnasjn/AIP/3b2/JAP#/Vol00000/151157/APPFile/AI-JAP#151157
000000-2 E. Knapp and B. Ruhstaller J. Appl. Phys. 117, 000000 (2015)
PROOF COPY [JR14-13313R1] 001515JAP
134 can then by decomposed into the conductance G and capaci-
135 tance C according to YðxÞ ¼ GðxÞ þ ixCðxÞ.
136 The first approach is the S3A. In Ref. 22, a more detailed
137 description of the method is given and was used previ-
138 ously.22–24 We first solve the steady-state equations for
139 Voffset and linearize the system of equations around this oper-
140 ating point to get the ac equations. For each frequency x, we
141 solve the linear ac equations and calculate thereof the admit-
142 tance YðxÞ.
143 In the second approach, the transient current response
144 I(t) to a small voltage step DV is monitored and Fourier
145 transformed. This leads to the following expression for the
146 capacitance C and conductance G as elaborated in detail in
147 Ref. 5:
C xð Þ ¼ Cgeom þ 1DV
ð1
0
dj tð Þcos xtð Þdt; (9)
G xð Þ ¼ G 0ð Þ þ x
DV
ð1
0
dj tð Þsin xtð Þdt: (10)
148 The transient current density djðtÞ is defined as
djðtÞ ¼ IðtÞ  Ið1Þ; (11)
149 so that djðtÞ ! 0 in the steady-state limit ðt !1Þ.
150 Applying the formula for the capacitance (9) and con-
151 ductance (10) to the transient current response to a small
152 voltage step as shown in Fig. 2, we can calculate the capaci-
153 tance C and conductance G of the sample device. The tran-
154 sient current response in Fig. 2 shows according to Ref. 21 a
155 cusp at
tDI ¼ 0:786 L
2
l V  Vbið Þ : (12)
156 This formula can be useful for mobility determination.
157 A comparison between the two methods is displayed in
158 Fig. 3. In the work of Ref. 19, the value of 0:75Cgeom is
159 obtained below the transit frequency. Note that capacitance in
160 our case is slightly enhanced due to diffusion which was
161 neglected in Ref. 19, but we have previously shown20 that the
162 low-frequency capacitance reaches values of 0:8Cgeom (not
163 simply 0:75Cgeom) because the numerical model considers
164charge diffusion, too. The negative differential susceptance
165DB ¼ xðCðxÞ  CgeomÞ yields a maximum at fmax due to
166the transit time effect leading to
l ¼ 1:85 L
2fmax
V  Vbið Þ : (13)
167Comparing the two methods shows that the Fourier
168method is less accurate at high frequencies as the accuracy is
169dependent on the size of the time step Dt in the transient cur-
170rent response (Dt  2pf1high). Moreover, the applied voltage
171step DV must be small in order to be in the linear regime of
172the device, yet big enough to get an accurate numerical cur-
173rent resolution.
174Despite the fact that the S3A provides superior numeri-
175cal accuracy, the Fourier method allows for an effortless
176interpretation of the negative capacitance effects in the time-
177domain. We have now two methods at hand that allow for
178the determination of the capacitance C and conductance G.
179The two methods will be applied in Sec. IV.
180III. STATIONARY SIMULATIONS
181First of all, we turn to steady-state simulations and com-
182pare the results of the 1D-DD and 1D-EDD model. All pa-
183rameters are given in Table I.
184In a first step, we perform the most common characteri-
185zation technique and calculate the current-voltage curve for
186the 1D-DD model for a constant device temperature of
187300 K. This result is shown as the black line in Fig. 4. In a
188next step, we extend the model by the heat equation on the
189entire domain and recalculate the current-voltage curve
190(allowing for self-heating of the device) and obtain the red
191curve (1D-EDD). At high voltage, self-heating clearly
192enhances the current. A change in temperature enhances dif-
193fusion (see Eq. (8)) and leads to more carriers in the device.
194Thus, the current increases.
195In Fig. 5, the temperature profile of the entire device at
1966 V is displayed at steady-state. We notice that the air gap is
197mainly responsible for the temperature difference in the de-
198vice. The inset shows the temperature distribution of the
199electrodes and the organic layer as indicated by the arrow in
FIG. 2. The current density response over time is shown. A cusp is found
and eventually the steady-state is reached. In the inset, the small voltage step
is displayed.
FIG. 3. The capacitance is calculated with two approaches: the black line
represents the S3A solution, while red stands for the Fourier method. At high
frequency, the accuracy of the Fourier method is clearly limited.
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200 Fig. 5. Joule heating leads to the enhanced temperature in
201 the organic layer.
202 IV. TRANSIENT SIMULATIONS
203 The difference between the two models becomes even
204 more distinct when we look at time-dependent measurements
205 and simulations. Calculating the capacitance for the 1D-DD
206 model leads to the well known curve for a HOD as shown in
207 Fig. 3 or Refs. 22–24. The capacitance step at around 105 Hz
208 can be related to the charge carrier mobility.22 Namely, at
209 higher frequency the capacitance approaches the geometric
210 capacitance of the device. Solving the 1D-EDD model with
211 heat transport changes the result vastly. At low frequency
212 and high bias, negative capacitance values are found as
213 shown in Fig. 6. The capacitance step remains at the same
214 position for the same applied voltage independent of self-
215 heating. In Fig. 6, the capacitance values for different
216 applied voltages are displayed for the 1D-EDD model. The
217 higher the applied bias, the more pronounced is the negative
218 capacitance effect.
219 In order to compare the effect of cooling in our model
220 with measurements in Ref. 16, we calculate the capacitance
221 of a HOD with thickness 150 nm as displayed in Fig. 7. By
222 changing the value for the convective cooling parameter h
223(see 7 AQ2), we can simulate the effect of a copper block and get
224an excellent agreement with measurement as shown in Fig. 4
225of Ref. 16. Cooling makes the device less inductive. The
226thermal parameters for the simulation are taken from Ref.
22725.
228The simulations can capture the features of the measure-
229ments. Without the copper block, the capacitance becomes
230increasingly negative with lower frequency and only flattens
231at around 103 Hz. Cooling the device flattens the capaci-
232tance curves at around 102 Hz. The two situations show
233that self-heating can lead to a negative capacitance, even in a
234hole-only device. To shed light on the source of the negative
235capacitance, we calculate the transient response for the 1D-
236DD and 1D-EDD model. In terms of physics, this implies
237that in the first case the device temperature remains constant
238and in the second case self-heating is included. In Fig. 8, the
239transient current density responses are shown for a voltage
240step of 0.1 V. The current density values of the top curve are
241higher due to self-heating. Both curves show a transit-time
242cusp at tDI regardless of self-heating. This is in agreement
243with the top curve which, however, still increases after sev-
244eral orders of magnitude in time after the cusp. The heat gen-
245erated in the organic layer is conducted through the device
246increasing the overall temperature, which again leads to a
247higher current density in the organic layer. This is a slow
248thermal process and the final steady-state current density
FIG. 4. Current-voltage curves for constant temperature in the device
(black) and extended model with self-heating (red). Self-heating rises the
current at high voltage.
FIG. 5. For an operating voltage of 6 V, the temperature distribution over
the entire device is shown in steady state. The biggest temperature drop is
over the air gap between the cathode and the encapsulation. The arrow indi-
cates the electrodes and organic layer. They are zoomed in the inset. Joule
heating acts as a heat source in the organic material. The generated heat is
then transferred to the electrodes.
FIG. 6. The absolute value of the capacitance of the 1D-EDD model for dif-
ferent voltages. Including the heat equation leads to a considerable change
in the capacitance at low voltage. At low bias, the effect is decreasing.
FIG. 7. Simulation of measurement features for different voltages and with
and without the copper block. The cooling is modeled by changing the con-
vective cooling boundary conditions. Cooling leads to smaller absolute ca-
pacitance values.
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249 value is only reached after a while, approx. 102 s here.
250 Transforming the data from the time domain to the frequency
251 domain according to Eq. (9) reproduces the negative capaci-
252 tance effect nicely for the device with self-heating. The abso-
253 lute value of the capacitance is shown in Fig. 6 for different
254 voltages. The curve corresponding to Fig. 8 is at 6 V, while
255 the curve without self-heating corresponds to Fig. 3. To
256 understand the negative capacitance occurrence, Ershov5 has
257 pointed out that for low frequencies formula (9) can be
258 approximated by
C 0ð Þ ¼ Cgeom þ 1DV
ð1
0
dj tð Þdt: (14)
259 This implies that the integral that we add to the geometrical
260 capacitance Cgeom only depends on the transient current
261 response with respect to its steady-state value as indicated
262 with the blue line. The shaded area for the 1D-DD is mainly
263 under the blue line leading to a negative contribution. It is re-
264 sponsible for the reduction of the geometric capacitance to a
265 value of approximately 0:8Cgeom in Fig. 3. The shaded area
266 under the blue line is clearly bigger in the case of self-
267 heating leading to an even more negative capacitance contri-
268 bution such that expression (14) turns negative. Note that we
269 used a logarithmic time scale in Fig. 8 and the initial contri-
270 bution to the dark injection transient cusp is relatively small
271 in comparison to the rest of the shaded area. With this
272 approach, we can easily classify a device with respect to neg-
273 ative capacitance from its transient current density response.
274 The temperature increase due to self-heating enhances the
275 current density order of magnitudes later in time, which is
276 thus responsible for the negative capacitance effect.
277 In order to investigate the resulting time scale for heat-
278 ing, in Fig. 9 the simulated transient current density response
279 is simulated for two distinct thermal model assumptions. The
280 case of a thermal model including the entire device domain
281 with the glass substrate is compared to a case where a
282 reduced thermal model domain only including the organic
283 semiconductor layer is considered. If the entire device
284 including the glass substrate is included in the thermal model
285domain, then the characteristic time scale for the self-heat-
286ing-induced current rise is approx. 100 s after turn on. The
287size of the simulation domain changes the observed time lag
288when the self-heating starts. The larger the simulation do-
289main, the longer it takes to heat up and the hotter the device
290becomes. This is in agreement with the characteristic time
291tchar
tchar ¼ L
2
tot
ke= ceqeð Þ
; (15)
292for the heat equation. The total device thickness of all layers
293and glass is denoted by Ltot and the effective thermal materi-
294als parameters have a subscript e. As expected, the dark
295injection transient time cusp remains at the same position for
296the two devices. Comparing the capacitance of the two devi-
297ces leads thus to a different frequency where the negative ca-
298pacitance effects set in as shown in Fig. 10. The
299encapsulation of an organic device is thus crucial for its elec-
300trical performance and can change the negative capacitance
FIG. 8. Current density response for the 1D-DD and the extended 1D-EDD
model to a voltage step of 0.1 V at an operating voltage of 6 V. The blue line
represents the steady-state value and the reference level for the integral in
Eq. (14) for the two cases. In the case of self-heating, the shaded area under
the reference line is significantly bigger resulting in a negative capacitance
value.
FIG. 9. The simulated transient response to a voltage step of 0.1 V at an
operating voltage of 6 V is shown for two assumptions of the thermal model-
ing domain. If the modeling domain only contains the organic semiconduc-
tor layer then the self-heating induced current rise occurs within
milliseconds. However, if the entire device including the glass substrate is
included in the thermal model domain, then the characteristic time scale for
the self-heating-induced current rise occurs at approx. 100 s after turn on,
which is a realistic warm up period often observed in experiment. The time
of the dark injection transient cusp is determined by the drift-diffusion
model and thus identical for both assumptions of the thermal model domain.
FIG. 10. The corresponding frequency-dependent capacitances to the transi-
ents in Fig. 9 are shown. For the more realistic thermal modeling domain
including the glass substrate, the drop in capacitance (leading eventually to
negative values) occurs at smaller frequencies, then in the simplified thermal
model where only the organic semiconductor is considered.
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301 behavior. Depending on the measurement regime, some sci-
302 entists may claim that negative capacitance does not even
303 occur, but changing the frequency range, the total device
304 thickness or material around the organic semiconductor may
305 reveal a negative capacitance effect. As indicated in
306 Eq. (15), the characteristic time depends on the total thick-
307 ness of all layers Ltot and on the thermal properties of all
308 layers involved.
309 V. CONCLUSIONS
310 To identify and understand the origin of negative capaci-
311 tance in organic semiconductor devices, the 1D-DD model
312 of the organic semiconductor layer has been extended by the
313 heat equation on the entire domain. With this model that
314 includes Joule heating as heat source in the semiconductor
315 layer, negative capacitance effects in single carrier devices
316 were investigated. As opposed to large-area devices where
317 the heat generation of the electrodes is considered, we focus
318 on the self-heating in the organic semiconductor layer.
319 The model demonstrates the effect of self-heating in
320 terms of the current voltage curve, but more importantly and
321 distinctively, in dynamic characterization. We emphasize
322 that our conclusions were drawn from a model in 1D and
323 there is no need to resort to 3D. The model agrees very
324 nicely with measurements from Ref. 16. Previously, other
325 explanations as trap dynamics, interfacial states, recombina-
326 tion, etc., were named as origin of negative capacitance.
327 These effects, however, would not be affected by adding a
328 copper block on top of the device and could not reproduce a
329 negative capacitance effect by simulation. The 1D-DD
330 model extended by heat conduction allows for a comprehen-
331 sive and consistent description of charge transport taking all
332 major physical processes into account as opposed to simpler
333 models such as presented in Ref. 16 or equivalent circuit
334 models.14,15
335 With the aid of the Fourier method, an accessible expla-
336 nation of the negative capacitance has been presented which
337 allows for an interpretation in the time domain, which is gen-
338 erally more intuitive than the frequency domain.
339 The analysis, however, has been restricted to a trap-free
340 unipolar, single layer sample with constant mobility and sim-
341 plified boundary conditions. As a next step, a quantitative
342 comparison between measurement and simulation is desired.
343 The model can be further improved by including a
344 temperature-dependent mobility model. In unipolar samples,
345 the negative capacitance effect might be overshadowed by
346 adding trap states if they act on a similar time scale. Trap
347 states usually enhance the capacitance at low frequency,22
348 while self-heating lowers the capacitance. The signature of
349 trap states in the current voltage curve would lead to a reduc-
350 tion of the current density. In the DITC, a decay after the
351 transient-time cusp represents the trapping process.
352The simulations show the importance of self-heating in
353small devices and confirm self-heating as origin of negative
354capacitance. Depending on the structure of the samples, this
355might lead to undesired effects in the performance. Heat dis-
356sipation should be taken into account when fabricating or-
357ganic semiconductor devices and be considered in any
358electrical characterization technique regardless of dc, ac, or
359transient.
360In conclusion, it is crucial to model the heat generation
361and transport in organic semiconductor devices in order to
362obtain accurate simulation results at typical operating condi-
363tions, i.e., current densities of organic semiconductor devi-
364ces. So far, the role of self-heating, especially in small
365devices, has been underestimated. It is very likely that our
366findings are not restricted to organic semiconductor devices
367but would hold for wider classes of materials and devices.
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